

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): William J. Price  
Assignee: 3PARdata, Inc.  
Title: Isolation of I2C Buses in a Multiple Power Domain Environment Using Switches  
Serial No.: 09/755,254 Filing Date: January 4, 2001  
Examiner: Eric Chang Group Art Unit: 2116  
Docket No.: M-8504 US  
(3PD-M-8504 US)

San Jose, California

Commissioner for Patents  
P. O. Box 1450  
Alexandria, VA 22313-1450

DECLARATION PURSUANT TO 37 C.F.R. § 1.132

Michel Cekleov declares and states as follows:

1. I have 21 years of experience as an electric engineer. I graduated with an Engineering degree (equivalent to a Master of Science) from Ecole Supérieure d'Ingénieurs de Marseille (France) in 1981. I also graduated with a doctorate degree in Electrical Engineering from Ecole Nationale Supérieure des Télécommunications (Paris, France) in 1986. After graduating, I worked at the research center of Thomson CSF (now Thales) for 4 years. More recently, I worked at Sun Microsystems, Inc. as a system architect for 7 years and at Intel, Inc. as a system architect for 2 years. I currently work at 3PARdata, Inc. as a system architect.

2. I have reviewed U.S. Patent No. 4,220,876 ("Ray"). Ray discloses a bus termination circuit 44 connected at a node 48 to a bus 50 and an input terminal 46 for a device. Bus termination circuit 44 provides quiescent voltage on bus 50 when bus 50 is not used. Bus termination circuit 44 disconnects its pull-up resistor 58 and its pull-down resistor 60 from bus 50 when its power supply voltage Vcc falls below a threshold so that resistors 58 and 60 do not load bus 50. In effect, bus

-1-

Serial No. 009/755,254

termination circuit 44 disconnects itself from node 48. However, the device (specifically the line driver and receiver of the device at input terminal 46) remains connected to bus 50 at node 48. In summary, bus termination circuit 44 cannot disconnect input terminal 46 of the device from bus 50.

3. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the Application or any patent issued thereon.

Dated: June 9, 2005

Respectfully submitted,



Michel Cekicov